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DISCLOSURE 
A pulse generator comprising a storage capacitor 
charged from a source of positive voltage and connected 
in series with the collector and emitter of an input switch- 
ing transistor, and a silicon controlled rectifier which 
provides a current path to a load impedance. A second 
silicon controlled rectifier is connected between the emit- 
ter of the input transistor and ground to provide an 
alternate current path. A second switching transistor is 2o 
coupled to the cathode of the second silicon rectifier and 
the base of the input switching transistor. A voltage “start” 
pulse source is coupled to the gate of the first silicon rec- 
tifier, whereupon a “start” pulse applied to the first SCR 
gate causes the capacitor to discharge through the input 25 
transistor, the first silicon rectifier, and the load. A “stop” 
pulse voltage source is coupled to the gate of the second 
silicon rectifier whereupon the application of a “stop 
pulse” to the second SCR gate causes the current to be 
diverted from the load to turn “on” the second switching 3o 
transistor. When the switching transistor turns on, the 
input transistor is turned off which removes the anode 
currents from the silicon rectifiers and rendering the sili- 
con rectifiers and the switching transistor nonconductive, 
thereby reducing power consumption to zero during qui- 35 
escent conditions. 
15 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 4o 
to the provision of Section 305 of the National Aeronau- 
tics and Space Act of 1958, Public Law 85-568 (72 Stat. 
435: 42 U.S.C. 2457). 
This invention relates in general to electrical pulse gen- 
erators and more particularly, to a circuit for producing 45 
a high current pulse having a fast rise and fall time. 
In electrical pulse generators utilizing power transistors 
and silicon controlled rectifiers, basic problems are en- 
countered with the use of each of these elements. While 
the power transistor may exhibit rapid turn-on and lolw 5o 
saturation impedance when driven into saturation, its use 
as a fast switch has been severely limited due to its turn- 
off time and storage time effects. Further, the silicon con- 
trol rectifier (SCR), which may be easily turned on, is 
difficult to turn off. The two techniques of turn-off of the 55 
SCR are reducing the anode current to a value below the 
holding current, or driving the anode voltage below that 
of the cathode. 
In order to overcome the prior art disadvantages of 
conventional electrical pulse generators which use both 6o 
power transistors and silicon controlled rectifiers, the 
present invention provides a pulse generator having high 
circuit efficiencies while at quiescent conditions, the tran- 
sistors and the silicon controlled rectifiers of the circuit 
are cut off, making the stand-by power consumption of 65 
the circuit equal to zero. Further, the circuit accomplishes 
turn-off of the SCRs in the circuit by reduction of the 
anode current to zero and simultaneously takes advantage 
of the storage property of the power transistors of the 
circuit, which normally are deleterious to operation of a 7o 
fast rise and fall high current pulse circuit. 
More particularly, the pulse generator of this inven- 
tion comprises a storage capacitor which is charged from 
a source of positive voltage supply. The capacitor is con- 
nected to an input transistor at the collector thereof. The 
emitter of the input transistor is connected through a first 
SCR to a load. The anode of a second SCR is connected 
to the anode of the first SCR, the cathode of the second 
SCR being connected through a resistor to ground and 
also the base of a switching transistor whose collector is 
connected to the base of the input transistor. Upon appli- 
cation of a positive pulse to the gate of the first SCR, the 
biasing of the input transistor causes rapid turn-on of both 
the first SCR and the input transistor. The storage-capaci- 
tor, which has ben charged to the source of positive volt- 
age supply, discharges through the impedance of the col- 
lector-emitter circuit of the input transistor and the first 
SCR to the load. The low impedance of the discharge 
path permits the generation of a high current, relatively 
high voltage step across the load. Upon application of a 
positive stop pulse to the gate of the second SCR, the sec- 
ond SCR turns on, and diverts the output current from 
the load to a resistor. The voltage across the resistor causes 
the switching transistor to be turned on, and the input 
transistor is turned off. Anode current is removed from 
both SCRs and they also turn off. A short time interval 
thereafter, the switching transistor turns off. Since both 
SCRs are turned off when the switching transistor turns 
off, the input transistor cannot turn on again and the 
circuit is returned to the quiescent state. 
The advantage of this invention, both as to its construc- 
tion and mode of operation, wil be readily appreciated as 
the same become better understood by reference to the 
following detailed description when considered in cob- 
nection with the accompanying drawing wherein: 
The figure is a circuit diagram of a preferred embodi- 
ment of the present invention. 
Referring now to the drawing, there is shown in the 
figure the pulse generator wherein a storage capacitor 12: 
is connected on one side to ground and at its other side tb 
a source of positive DC potential (Bf) through a charg- 
ing resistor 14. The junction of the capacitor 12 and the 
resistor 14 is connected to an input transistor 16 at its 
collector terminal IS. The input transistor further com- 
prises an emitter 22 and a base 2 . The emitter 22 is con- 
nected to one side of a resistor 25, the other side of the 
resistor 25 ‘being connected to a first SCR 26 at its anode. 
The cathode of the SCR is connected to one side of the 
resistor 28, the other side of which is connected to a 
load 32. 
A start pulse terminal 36 is connected to one side of a 
capacitor 38, the other side of which is connected to the 
anode of a steering diode 3. The cathode of the steering 
diode 42 is connected to a gate of the SCR 26. A resist@ 
44 is connected between the gate and the cathode of the 
SCR 26. Further, a resistor 46 is connected !between 
ground and the junction of the capacitor 38 and the anode 
of diode 42. 
A second SCR 52 is connected at its anode terminal 
to the junction of the resistor 25 and the anode of SCR 
26. The cathode of the SCR 52 is connected through a 
resistor 54 to ground. A stop pulse terminal 56 is con- 
nected to one side of a capacitor 58, the other side of 
which is connected to the anode of a steering diode 62. 
Further, a resistor 64 is connected between ground and 
the junction of the capacitor 58 and the anode of diode 
62. The cathode of diode 62 is connected to the gate of 
SCR 52 and also through a resistor 66 to ground. The 
resistors 44 and 66 prevent the anode gate leakage cur- 
rents from generating a sufficiently high potential between 
the gate and cathode of SCR’s 26 and 52, respectively, fo 
prevent premature turn-on of the SCR’s. 
A switching transistor 7 , having a base 74, an emit- 
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Per 76, and a collector 78, is connected at its base 74 to the output pulse. Thus, the circuit described produces an 
the cathode of SCR 52 and at its emitter 76 to ground. effective and compatible arrangement of transistors and 
The collector 78 is connected to the positive DC power SCR's, and employs them to enhance the desirable 
supply (B+) through a parallel R-C network comprising characteristics of both. 
a resistor 82 and a capacitor 84. The collector 78 is also 5 It should be further understood that the foregoing dis- 
connected to the anode of a steering diode 86, the cathode closure relates only to preferred embodiments of the 
of which is connected to the base of input transistor invention, and that it is intended to cover all changes and 
16. Further, a resistor 88 is connected across the base- moacations of the examples of the invention herein 
emitter circuit of transistor 16 to prevent premature turn- chosen for the purpose of the disclosure which do not 
on of the transistor which could be caused by the collec- constitute departures from the spirit and scope of the 
tor to base leakage current generating a sufficiently high invention. 
potential between the base and emitter of transistor 16. What is claimed and desired to be secured by Letters 
With the foregoing in mind, operation of the circuit 
of the Egure is as follows: electrical pulse generator in accordance with 
At quiescent conditions, the input transistor 16, the 15 c wherein said second switching means comprises 
switching transistor 72, the first SCR 26, and the second a second transistor having a base, an emitter, and a col- 
SCR 52 are cut off, making the power consumption of lector, said second transistor having a conductive state 
the circuit equal to zero. When a positive pulse is applied and a nonconductive state: 
to the start pulse terminal 36 which in turn is fed to the means for changing said second switching means to the 
gate of SCR 26, the SCR 26 and the transistor 16 are both 20 conductive state when bhe said second silicon con- 
rapidly turned on. The capacitor 12, which was initially trolled rectifier changes to the conductive state com- 
charged to the power supply voltage B+, discharges prising a resistor coupled across said base-emitter 
through a path comprising the saturation impedances of circuit of said second transistor; and 
the transistor 16 and the SCR 26, the resistor 25 and the means coupling said second silicon controlled rectifier 
resistor 28 to the load 32. The low impedances of the dis- 25 cathode to said base of said second tzansistor; and 
charge path permits the generation of a high current, means coupling said second transistor collector to said 
relatively high voltage step across the load. f is t  switching means transistor base for changing 
When a positive pulse is applied to the stop pulse said first switching means tansistor to the noncon- 
terminal 56, which in turn is fed to the gate of the second ductive state vcihen said second transistor changes to 
SCR 52, the SCR 52 is turned on and diverts the output 30 the conductive state. 
2. An electrical pulse generator for generating a pulse 
having a fast rise and fall time through a load comprising: 
the load 32 through 
value of the resistor 
that the voltage drop across the SCR 52 and the resistor 
is low, and the initial current flowing from the base- 
emitter junction of transistor 72 is sufficient to saturate 35 
the transistor. 
When the transistor 72 turns on, the transistor 16 is 
turned off. Due to storage effects, the transistor 16. 
the SCR 26, and the SCR 52 do not turn off immediately. 
However, with transistor 16 turned off and the transistor 40 
92 is turned on, anode current is removed from the SCR 
26 and the SCR 52, and they turn off. A short time in- 
terval after the turn off of SCR 52, transistor 72 turn* 
off. Since SCR 26 and SCR 52 are turned off when tran- 
on again, and the circuit is returned to the quiescent 
state until a positive start pulse applied to the terminal 
36 starts the cycle again. 
or 82 serves to limit the base current to 
during the turn-on cycle and limits collector 5o 
current in transistor 72 during the turn-off of transistor 
16. The capacitor 84 is of a small value and acts as a 
speed-up capacitor to enhance the turn-on of transistor 
16. 
tors 38 and 58, respectively, from retaining a charge be- 
tween successive applications of start and stop pulses. 
However, if the start and stop pulse sources have direct 
return paths to the circuit ground, the resistors 46 and 
54, of course, are not required. Thus, if the pulse sources 60 
have return paths to ground, the start pulse terminal 36 
a u l d  be connected directly to the anode of diode 42 and 
the stop pulse terminal 56 could be connected directly 
t o  the anode of diode 62. 
time to stop pulse time) and the circuit storage time 
represent a small fraction of the interpulse period (start 
pulse time to start pulse time). The storage capacitor 12, 
under these conditions, suffers negligible discharge permit- 
ting an average current to peak current ratio, which ap- 70 
proaches the duty cycle ratio. In this manner, high pulse 
currents can be generated with high circuit efficiency. It 
is important to note that the pulse on time is determined 
by the turn-on characteristics of the circuit elements em- 
ployed, thus resulting in both f& rise and fall times for 75 
ultimately turns off, transistor 16 cannot turn 45 
The resistor 46 and the resistor 64 prevent the capaci- 55 
In a typical application, the pulse on time (start pulse 65 
a charging capacitor; 
means for charging said capacitor; 
a first switching means having ,a conductive state and a 
nonconductive state coupled to said charging capac- 
itor, said first switching means comprising a trans. 
sistor having a base, an emitter, and a collector and 
wherein. said collector is coupled to said charging 
capacitor; 
a first current path means coupled to the transistor 
emitter of said first switching means for discharging 
said capacitor through said load, said first current 
path means comprising a silicon controlled rectifier 
having Ian anode coupled to said transistor emitter, 
a gate, and a cathode coupled to said load, said silicon 
controlled rectifier having B. conductive state and a 
nonconductive state; 
a second current path means coupled to the transistor 
emitter of said first switching means for diverting 
the current fro said first current path to said second 
current path; 
a second switching means coupled to said second cur- 
rent path means and said transistor base for chang- 
ing said fist switching means from the conductive 
state to the nonconductive state; and 
meam ooupled to said silicon controlled rectifier gate 
for changing said transistor and said silicon controlled 
rectifier to conductive state and thereby discharging 
said capacitor through said load. 
3. An electrical pulse generator in accordance with 
claim 2 wherein said second path means comprises a 
second silicon controlled rectifier having an anode, a 
cathode, and a gate, said second silicon controlled recti- 
fier having a conductive state and a nonconductive state, 
and wherein said transistor emitter is coupled to said sec- 
ond silicon controlled rectifier anode, said second silicon 
controlled rectifier cathode is coupled to second switching 
means; and 
means coupled to said second silicon controlled rectifier 
gate for changing said second silicon controlled recti- 
fier to said conductive state to thereby divert the 
current from said first current path to said second 
current path. 
4. An electrical pulse generator for generating a pulse 
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having a fast rise and fall time through a load comprising: 
a charging capacitor; 
means for chasging said capacitor; 
a first switching means having a conductive state and a 
nonconductive state coupled to said charging capac- 
itor, said first switching means comprising a tran- 
sistor having a base, an emitter, and a collector and 
wherein said collector is coupled to said charging 
capacitor; 
a first cument path means coupled to the transistor 
emitter of said first switching means for discharging 
said capacitor through said load, said first current 
path means comprising a first silicon controlled rec- 
tifier having an anode, a cathode, and a gate, said 
first silicon recitifier being connected anode-to- 
cathode in series between said load and said means 
for charging said capacitor; 
a second current path means coupled to the transistor 
emitter of said first switching means for diverting 
the current from said first current path to said sec- 
ond current path, said second current path means 
comprising a second silicon controlled rectifier hav- 
ing an anode, a cathode, and a gate; 
a second switching means coupled to said second cur- 
rent path means and said transistor base for changing 
said first switching means from the conduotive state 
to the nonconductive state, said second silicon con- 
trolled rectifier being connected anode-to-cathode 
in series between the transistor emitter of said first 
switching means and said transistor base; and 
means for causing said capacitor to discharge through 
said load comprising a positive pulse source coupled 
to the gate of said first silicon controlled rectifier and 
means for diverting said current through said second 
current path means comprising a positive pulse 
source coupled to said second silicon controlled 
rectifier gate. 
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